


EECS 427 - F08 - HW1 SOLUTIONS

1a) $NM_L = V_{IL}$ so $V_{IL} = 1.15V$
 $NM_H = V_{DD} - V_{IH}$ $V_{IH} = 2.5 - 1.1 = 1.4V$



V_m will fall on the sloped line, so

let's define it.

$$\text{slope} = \frac{\Delta y}{\Delta x} = \frac{-2.5}{1.4 - 1.15} = -10$$

$$V_{out} = -10V_{in} + b$$

$$2.5 = -10 \cdot 1.15 + b \Rightarrow b = 14$$

$$\text{so } V_{out} = -10V_{in} + 14$$

V_m occurs when $V_{out} = V_{in}$

$$V_m = -10V_m + 14$$

$$\underline{V_m = 1.27V}$$

By equating the NMOS + PMOS current, we get the following (see p185 of Rebooy)

$$V_m = \frac{(V_{TN} + \frac{V_{DSATn}}{2}) + r(V_{DD} + V_{TP} + \frac{V_{DSATp}}{2})}{1+r}$$

$$\text{where } r = \frac{k_p' \left(\frac{W_p}{L}\right) V_{DSATp}}{k_n' \left(\frac{W_n}{L}\right) V_{DSATn}}$$

$$\text{solve for } r: r = \frac{(V_m - V_{TN} - \frac{V_{DSATn}}{2})}{(V_{DD} + V_{TP} + \frac{V_{DSATp}}{2} - V_m)} = 1.6125$$

$$\text{from the def'n of } r, \text{ we get } W_n = \frac{1}{r} \cdot \frac{k_p' V_{DSATp}}{k_n' V_{DSATn}} \cdot W_p = 0.77 \mu m$$

$$\text{To solve for } t_{FO4}, \text{ use } t_{FO4} = \frac{1}{2}(t_{PLH} + t_{PHL}) = \frac{1}{2} \cdot 0.69 \cdot C_L (R_{eqP} + R_{eqn})$$

$$R_{eqn} \approx \frac{13k\Omega}{W_n/L_{eff}} = \frac{13k\Omega}{.77/.2} = 3.377k\Omega \quad R_{eqp} \approx \frac{31k\Omega}{W_p/L_{eff}} = \frac{31k\Omega}{31.2} = 2.067k\Omega$$

$$C_L = 4 \underbrace{C_{gc,p}}_{4 \text{ fanout inverters}} + 4 \underbrace{C_{gc,n}}_{\text{self-loading}} + \frac{1}{2} \underbrace{C_{gc,p}}_{\text{self-loading}} + \frac{1}{2} C_{gc,n} = 4.5(C_{gc,p} + C_{gc,n})$$

$$\text{For transistors in cutoff, } C_{gc} = C_{ox} W L_{ext}$$

$$C_{gc,n} = 6 \text{ fF}/\mu m^2 \cdot .77 \mu m \cdot .2 \mu m = 0.924 \text{ fF}$$

$$C_{gc,p} = 6 \text{ fF}/\mu m^2 \cdot 3 \mu m \cdot .2 \mu m = 3.6 \text{ fF}$$

$$C_L = 4.5(C_{gc,n} + C_{gc,p}) = 4.5 (.924 + 3.6) = 20.358 \text{ fF}$$

$$t_{FO4} = \frac{1}{2} \cdot .69 C_L (R_{eqp} + R_{eqn}) = \frac{1}{2} \cdot .69 \cdot 20.358 \cdot 10^{-15} (3.377 + 2.067) \cdot 10^3 = \boxed{38.2 \text{ ps}}$$

1b) Since $\frac{W_p}{W_n} = 2.5$ and we want equivalent rise and fall transitions for this problem, we need $\frac{W_p}{W_n} \approx 2.5 \therefore W_p = 2.5 W_n$

- Delay through first inverter:

$$t_p = \frac{1}{2} \cdot .69 C_L (R_{\text{gen}} + R_{\text{eqp}}) = .345 \left(\frac{13000}{1.2} + \frac{31000}{2.5 \cdot 1.2} \right) C_L = 1752.6 C_L$$

$$C_L = \frac{1}{2} [C_{\text{gen}, \text{inv1}} + C_{\text{gen}, \text{inv1}}] + C_{L,1} + C_{\text{gen}, \text{inv2}} + C_{\text{gen}, \text{inv2}}$$

$$= \frac{1}{2} [C_{\text{ox}} W_{\text{p,inv1}} L_{\text{eff}} + C_{\text{ox}} W_{\text{n,inv1}} L_{\text{eff}}] + C_{L,1} + C_{\text{ox}} W_{\text{p,inv2}} L_{\text{eff}} + C_{\text{ox}} W_{\text{n,inv2}} L_{\text{eff}}$$

$$= \frac{1}{2} \cdot 6 \text{ fF}/\mu\text{m}^2 \cdot .2 \mu\text{m} (2.5 \mu\text{m} + 1 \mu\text{m}) + 10 \text{ fF} + 6 \text{ fF}/\mu\text{m}^2 \cdot .2 \mu\text{m} (W_{\text{p,inv2}} + W_{\text{n,inv2}})$$

$$= 12.1 + 1.2 (W_{\text{p,inv2}} + W_{\text{n,inv2}}) \quad \text{with } W_{\text{p,inv2}} = 2.5 W_{\text{n,inv2}} \quad C_L = 12.1 + 4.2 W_{\text{n,inv2}}$$

$$\text{so } t_{p,\text{inv1}} = 1752.6 (12.1 + 4.2 W_{\text{n,inv2}}) \times 10^{-15} \quad \text{in femto}$$

- Delay through second inverter:

$$t_{p,\text{inv2}} = \frac{1}{2} \cdot .69 \cdot C_L (R_{\text{gen}} + R_{\text{eqp}}) = .345 \left(\frac{13000}{W_n \cdot 1.2} + \frac{31000}{2.5 W_n \cdot 1.2} \right) C_L = \frac{1752.6}{W_n} \cdot C_L$$

$$C_L = 40 \text{ fF} + \frac{1}{2} [6 \text{ fF}/\mu\text{m}^2 \cdot .2 \mu\text{m} \cdot 3.5 W_n] = 40 + 2.1 W_n$$

$$t_{p,\text{inv2}} = \frac{1752.6}{W_n} (40 + 2.1 W_n) \times 10^{-15}$$

$$t_p = t_{p,\text{inv1}} + t_{p,\text{inv2}}$$

$$\text{This is minimized when } W_n \approx 3.09 \mu\text{m} \quad W_p = 2.5 W_n = 7.73 \mu\text{m}$$

2) a) In the worst case, Flop1 \rightarrow Flop2 will see negative skew.

$$\text{Flop1} \rightarrow \text{Flop2}: T = T_{\text{CLK-Q}} + T_{\text{Logic1}} + T_{\text{SETUP}} - (-\delta) = 150 \text{ ps} + 1500 \text{ ps} + 75 \text{ ps} + 75 \text{ ps} = 1800 \text{ ps}$$

$$\text{Flop2} \rightarrow \text{Flop3}: T = 150 + 80 + 75 + 75 = 380 \text{ ps}$$

Flop1 \rightarrow Flop2 is the worse path, and sets the max frequency.

$$f = \frac{1}{T} = \frac{1}{1800 \text{ ps}} = \boxed{556 \text{ MHz}}$$

b) Since the flop2 \rightarrow flop3 path has lower delay, it is limiting.

$$T_{\text{hold}} < T_{\text{CLK-Q}} + T_{\text{Logic2}} + \underbrace{\delta}_{\text{In worst case, } \delta \text{ is positive!}}$$

$$T_{\text{hold}} < 150 \text{ ps} + 80 \text{ ps} + 75 \text{ ps}$$

$$\boxed{T_{\text{hold,max}} = 305 \text{ ps}}$$

3) Ignoring skew/jitter,

$$T = T_{\text{CLK-Q}} + T_{\text{LOGIC}} + T_{\text{SETUP}} = 200 + \frac{1600}{t} + 1000 + t$$

T_{\min} occurs when $t = 40 \text{ ps}$

$$T_{\min} = 200 + \frac{1600}{40} + 1000 + 40 = 1280 \text{ ps}$$

$$f_{\max} = \frac{1}{T_{\min}} = \boxed{781.25 \text{ MHz}}$$

4) a) $X = (A+B+C)(D+E)F + GH$

Rewrite in a more "CMOS-friendly" form:


$$= \overline{(A+B+C)(D+E)F} + GH$$

$$= \overline{(A+B+C)(D+E)F} \cdot \overline{GH}$$


$$= [\overline{A+B+C} + \overline{D+E} + \overline{F}] [\overline{G} + \overline{H}]$$

$$= (\bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{D} \cdot \bar{E} + \bar{F})(\bar{G} + \bar{H})$$

Size all paths to be $W_P/W_n = \frac{1.5}{.5}$



Numbers are transistor widths, in microns.



b)

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

XNOR $y = A \oplus B$

5) Let's say that all power is consumed when a node goes high (actually, $\frac{1}{2}$ is consumed when it goes high, $\frac{1}{2}$ when it goes low, but you will get the same answer both ways)

$$\text{so } P_{\text{dyn}} = C_L V_{DD}^2 f_{0 \rightarrow 1} \quad \text{where } f_{0 \rightarrow 1} \text{ is the frequency of } 0 \rightarrow 1 \text{ transitions}$$

$$[f_{0 \rightarrow 1} = f_{0 \rightarrow 1}]$$

Let's first find the percentage of cycles when node n_3 goes high.

This will happen if previously $\{n_0, n_1\} = \{0, 0\}$ and one or both inputs go high.

$$\text{Probability } (\{n_0, n_1\} = \{0, 0\}) = 0.25$$

$$P(n_0 \text{ stays } 0, n_1 \text{ goes } 0 \rightarrow 1) = 0.9 \times .1 = .09$$

$$P(n_0 \text{ goes } 0 \rightarrow 1, n_1 \text{ stays } 0) = .1 \times .9 = .09$$

$$P(n_0 \text{ goes } 0 \rightarrow 1, n_1 \text{ goes } 0 \rightarrow 1) = .1 \times .1 = .01$$

So probability ($\{n_0, n_1\} = \{0, 0\}$) AND the output n_3 goes high is

$$0.25(.09 + .09 + .01) = \underline{0.0475}$$

Now, let's do the same for n_4 . n_4 can go high if
 a) inputs are $(0, 0)$ and they both go high $(0 \rightarrow 1, 0 \rightarrow 1)$
 b) inputs are $(0, 1)$ and n_2 goes high $(0 \rightarrow 1, 1 \rightarrow 1)$
 c) inputs are $(1, 0)$ and n_2 goes high $(1 \rightarrow 1, 0 \rightarrow 1)$

$$\text{a) } P(n_3=0, n_2=0) = \frac{1}{8} \quad P(0 \rightarrow 1, 0 \rightarrow 1) = .0475 \times .1 = .00475$$

$$\text{so probability of (a) is } \frac{1}{8} \cdot .00475 = .00594$$

$$\text{b) } P(n_3=0, n_2=1) = \frac{1}{8} \quad P(0 \rightarrow 1, 1 \rightarrow 1) = .0475 \times .9 = .04275$$

$$\text{Probability of (b) is } \frac{1}{8} \cdot .04275 = .00534$$

$$\text{c) } P(n_3=1, n_2=0) = \frac{3}{8}$$

but what's the probability that n_3 stays a 1?

$$P(n_3 \text{ is a 1 and stays a 1}) = 1 - P(n_3 \text{ is a 1 and transitions})$$

$P(n_3 \text{ is a 1 and transitions to } \emptyset)$:

$$P(n_0=0, n_1=1) = \frac{1}{4} \quad P(0 \rightarrow 0, 1 \rightarrow 0) = .9 \times .1 = .09$$

$$P(n_0=1, n_1=0) = \frac{1}{4} \quad P(1 \rightarrow 0, 0 \rightarrow 0) = .1 \times .9 = .09$$

$$P(n_0=1, n_1=1) = \frac{1}{4} \quad P(1 \rightarrow 0, 1 \rightarrow 0) = .1 \times .1 = .01$$

since $P(n_0=0, n_1=1) = P(n_0=1, n_1=0) = P(n_0=1, n_1=1)$

given that $n_3 = 1$, the probability n_3 transitions is $\frac{.09 + .09 + .01}{3} = .06\bar{3}$

using this to find out (c) above,

c) $P(n_3=1, n_2=0) = \frac{3}{8} \quad P(1 \rightarrow 1, 0 \rightarrow 1) = .06\bar{3} \times .1 = .006\bar{3}$

So the probability n_4 goes $0 \rightarrow 1$ is (from (a), (b), and (c))
 $.00594 + .00534 + .00633 = 0.0176$

Now, assuming that power is only used in this circuit when n_3 and n_4 switch,

$$P_{dyn} = C_L V_{DD}^2 f \alpha_{0 \rightarrow 1} = 10fF \times (2.5V)^2 \cdot 16Hz \cdot (.0475 + .0176)$$
$$= \boxed{4.1 \mu W}$$

If you want to include n_0, n_1 , and n_2 , you will get

$$P_{dyn} = 10fF (2.5V)^2 \cdot 16Hz \cdot (.0475 + .0176 + .05 + .05 + .05)$$

remember we're only looking at $0 \rightarrow 1$ transitions

$$= \boxed{13.4 \mu W}$$