
EECS 427

Lecture 2: Design rules & layout intro

Reading: 2.3, Insert A, Weste 1.5, 3.3
(handouts)

With thanks to Irwin/Narayanan

Last Time

- Course intro/logistics
- Processing flow: helps you to picture how the layout relates to the physical silicon implementation
- HW1 due next Thursday Jan 18 at beginning of lecture
- CAD1 → due Friday, Jan 12, 7pm
 - Best to start right after you do the CAD tutorial
 - Let me know if you don't have a class account

Outline


- Design rules introduction
 - What are they and why do we have them?
- You will quickly memorize our own design rules!

Self-Aligned Gates


1. Create thin oxide in the “active” regions, thick elsewhere




2. Deposit polysilicon



3. Etch thin oxide from active region (poly acts as a mask for the diffusion)



4. Implant dopant



Design Rules

- Interface between the circuit designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: minimum feature size (transistor gate length)
 - scalable design rules: lambda parameter
 - absolute dimensions: **micron rules**
- Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur
- A complete set includes
 - set of layers
 - intra-layer: relations between objects in the same layer
 - inter-layer: relations between objects on different layers

Why Have Design Rules?



- To be able to tolerate some level of fabrication errors such as

1. Mask misalignment

2. Dust

3. Process parameters (e.g., lateral diffusion)

4. Rough surfaces



Typical CMOS Process Layers

Layer	Key points:
Well (p,n)	N-well process → p-type wafer (no p-well)
Active Area (n+,p+)	Active area determines where transistors may go
Select (p+,n+)	
Polysilicon	Poly overlapping with active = transistor
Metal1	
Metal2	Select is where n+ and p+ ion implantation occurs; it can be used to place an opposite type region (e.g., put p+ select within n-well to create a p+ well plug, more later)
Contact To Poly	
Contact To Diffusion	
Via	All contacts/vias are the same size (eases processing)

Layers in the book's 0.25 μm CMOS process


Layer Description	Representation				
metal	 m1	 m2	 m3	 m4	 m5
well	 nw				
polysilicon	 poly				
contacts & vias	 ct	 v12,v23,v34,v45	 nwc	 pwc	
active area and FETs	 ndif	 pdif	 nfet	 pfet	
select	 nplus	 pplus	 prb		

The book's process is NOT exactly the same as the one we will be using


In general the numbers in these slides are not the numbers you will use, they are simply representative of what Design Rules are like

Intra-Layer Design Rule Origins

- Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab
 - minimum line width is set by the resolution of the patterning process (photolithography)
- Minimum spaces between objects (that are *not* related) on the same layer to ensure they will not short after fab




Intra-Layer Design Rules




Inter-Layer Design Rule Origins

Transistor rules – transistor formed by overlap of diffusion (also called active) and poly layers



Transistor Layout




Inter-Layer Design Rule Origins, Cont.

Contact
and via rules




M1 contact to p-diffusion
M1 contact to n-diffusion
M1 contact to poly
Mx contact to My

Contact Mask
Via Masks



both materials




mask misaligned




Vias and Contacts



CMOS Inverter Layout




(a) Layout




(b) Cross-Section along A-A'

Example of Layout Editor




2 series
connected
devices

Design Rule Check (DRC)



poly_not_fet to all_diff minimum spacing = 0.15 um.

Stick Diagram





- Useful to visualize the layout you intend to use for a gate

Stick diagram of inverter

Antenna rules

- Charging in semiconductor processing
 - Many process steps use plasmas, charged particles
 - Charge collects on conducting poly, metal surfaces
 - Large amounts of charge on poly can create huge E-fields across the thin gate oxide and lead to breakdown
 - Amount of charge collected is proportional to area of conductors
- Important ratio: antenna ratio defined as:
 - $(A_{\text{poly}} + A_{\text{M1}} + \dots) / A_{\text{gate_ox}}$
 - A_{Mx} = metal x area electrically connected to node
 - This is very conservative as higher levels of metal can alleviate the problem
 - If a diode is attached along the line, antenna rules are relaxed
 - Provides a low impedance path for large amounts of charge to be removed from the conductor

Latch-up




- Most commonly a problem for I/O pads with big drivers, large currents, possible voltage overshoots

How to avoid latch-up

- Reduce the gain product $\beta_1 \times \beta_2$
 - move n-well and n+ source/drain farther apart increases width of the base of Q2 and reduces gain $\beta_2 \rightarrow$ also reduces circuit density
 - buried n+ layer in well reduces gain of Q1
- Reduce the well and substrate resistances, producing lower voltage drops
 - higher substrate doping level reduces R_{sub}
 - reduce R_{well} by making low resistance contact to GND
 - guard rings around p- and/or n-well, with frequent contacts to the rings, reduces the parasitic resistances

Aim for 1 well or
substrate plug per gate



Summary

- Design rules = contract between process engineer and designer
 - Balance between yield and performance
- Next time: Design Flows.
- Reading: 8.1 – 8.4
- Remember the CAD tutorial which will really introduce you to layout (hands-on)