EECS 427 - VLSI Design I : Fall 2007

Home	Info	Schedule	Lectures	Assignments	Handouts	Solutions

Lectures

• Lecture 1 Given by Joel. Intro to the course and discussion of of cmos manufaturimg.


• Lecture 2 Given by Joel. Design Rules


• Lecture 3 Given by Vishvesh. CMOS logic and circuit timing


• Lecture 4 Given by Joel. Euler path and registers (for CAD2)


• Lecture 5 Given by Joel. Speedpath Schematic and Register files (for CAD3)


• Lecture 6 Given by Vishvesh. Logical Effort (I)


• Lecture 7 Given by Vishvesh. Logical Effort (II)


• Lecture 8 Given by Joel. Adders (I)


• Lecture 9 Given by Joel. Adders (II)


• Lecture 10 Given by Vishvesh. Power in CMOS


• Lecture 11 Given by Joel. Shifters


• Lecture 12 Given by Joel. Multipliers